PAPER • OPEN ACCESS

Simulink Implementation of Voltage Stability Improvements Using STATCOM based 5-level Diode Clamped Converter

To cite this article: Prof. Dr. Raa Hassan and Suha Sabah Shyaa 2021 IOP Conf. Ser.: Mater. Sci. Eng. **1105** 012009

View the [article online](https://doi.org/10.1088/1757-899X/1105/1/012009) for updates and enhancements.

This content was downloaded from IP address 185.88.26.114 on 10/08/2021 at 15:10

Simulink Implementation of Voltage Stability Improvements Using STATCOM based 5-level Diode Clamped Converter

Prof. Dr. Raaed Faleh Hassan1 and Suha Sabah Shyaa2

¹Department of Control and Automation Engineering Techniques, Electrical Engineering Technical college, Middle Technical University, Baghdad, Iraq. 2 Department of Electrical Power Engineering Techniques, Electrical Engineering Technical college, Middle Technical University, Baghdad, Iraq.

Abstract. In this paper, a STATCOM based on Five-level Diode Clamped Multilevel Converter is used to maintain the bus voltage at specific bus bar in a suggested grid under various abnormal conditions like 2-phase to ground fault, load disturbance and source disturbance. The suggested grid consists of a single machine, transmission line and loads. The compensation procedure is carried out and compared between the two suggested control methods, the first method was the traditional control method using Phase Shifted-PWM controller which is used to improve the voltage profile. The Second one was the Finite Set-Model Predictive Controller for improving the voltage profile. The simulation results show that the two methods provided significant improvements of the bus voltage profile. Moreover, the improvement of voltage profile using FS-MPC method is less over shoot and attains a steady state better than the conventional PS-PWM when the system is subjected under many disturbances. The results of the harmonic effect show low values of total harmonic distortion (THD) of supply voltage and current.

Keywords: diode clamped multilevel converter, STATCOM, Phase shift carrier Pulse width modulation, Finite set model predictive control

1.Inroduction.

Increasing power request, environmental condition, and traditional planning lead to voltage destabilization in power systems. Voltage instability is defined as an issue which results in a greater power outage. To enhance the power system and for more stable and efficient power system, flexible AC transmission system (FACTS) is utilized and connected at weak bus of the system. The FACTS technology is very important in order to mitigate certain problems, not all of them, by ensuring that the power utilities get the most out of the transmission facilities and boost grid reliability [1] [2]. Multilevel voltage source converter-based compensators are considered one of the most flexible and powerful FACTS controllers for efficiency improvement, power flow management and grid voltage regulation. Multilevel inverters have many advantages compared to conventional two-level VSI, as with reduced harmonic distortion, increased AC voltage, reduced voltage stress on power devices, operation with reduced switching frequency, and high reliability. Due to these features, multilevel inverters are now very important in medium and high-power applications. Multilevel inverter provides high voltage capability together with low distortion voltages favors them in FACTS. One of the FACTS equipment using multilevel converters is the STATCOM [3].

STATCOM contains a VSC (Voltage Source Converter), Dc capacitor and coupling transformer [4]. Its output current (inductive or capacitive) can be controlled independently of the AC system voltage. During steady-state, STATCOM maintain reference component of the VSC voltage in same phase with the grid voltage Vgrid. It generates capacitive reactive power Q if the VSC voltage greater than Vgrid and absorbs inductive reactive power Q if the VSC voltage less than Vgrid [5]. The quantity of Q is often limited consistent with the magnitude of VSC voltage and the transformer leakage reactance. Numerous topologies have been validated in STATCOMs, the most popular of which are the cascaded multilevel Hbridge converters [6], diode clamped multilevel converters [7], multilevel flying capacitor converters [8].

Content from this work may be used under the terms of theCreative Commons Attribution 3.0 licence. Any further distribution of this work must maintain attribution to the author(s) and the title of the work, journal citation and DOI. Published under licence by IOP Publishing Ltd 1

PEC 2020 IOP Conf. Series: Materials Science and Engineering 1105 (2021) 012009 IOP Publishing doi:10.1088/1757-899X/1105/1/012009

Mainly, using the DCMC ensures modification of the converter's output voltage and promotes working at voltage and power with higher-rate. In addition, increasing the voltage levels in the converter results in a substantial reduction in the line currents' total harmonics distortion (THD). In Diode Clamped Multilevel Converter (DCMC), the (m) level DCMC converter requires $(m-1)$ capacitors, $2(m-1)$ power switches and (m -1) (m-2) clamped diodes. As the number of the voltage levels are increased, high quality power delivered to the load is obtained and the load voltage shape becomes closer to the sine waveform [9] [10]. One of the major research concerns in the 3-phase multi-level inverter is the control strategy issue, particularly for power quality enhancement applications, which require converters to guarantee fine voltage distortion reduction and increase power factor [11]. Several control techniques have been proposed for STATCOM control to enhance the stability of the voltage. These control techniques can classify into traditional and modern techniques. In this paper, the traditional control technique Phase Shifted-PWM and the modern technique Finite Set-Model Predictive Control will be applied at test grid in order to compare between the behavior of the techniques and illustrate their effect in improving voltage profile and enhance maximum stability limit.

2. PS-PWM Control Technique

The PS-PWM approach is based on creating the reference voltage using the traditional PWM technique applicable to each converter topology power cell. In addition, taking into account the interleaving principle, a phase shift is imposed between the power cells in order to reach the optimum quality of the output waveforms. The PS-PWM approach achieves efficient distribution of power between cells with the same dc voltage and the same reference voltage for each power cell [12]. The PS-PWM has (m-1) carriers with a frequency of:

$$
\omega_{\text{carrier}} = \frac{\omega_{\text{carrier}}}{m-1}
$$
 (1)

$$
\omega_{\text{carrier}}
$$
 is the switching frequency of producing PWM waveform [13]. In basic PS-PWM

Where, α scheme, all the triangular carriers have the same peak-peak amplitude and same frequency. The carriers shifted from each other by a phase shift $\varphi_{carreir}$ as described in equation (2) below [14]:

$$
\varphi_{carr} = \frac{\pi}{m-1}
$$
 (2)

The modulating signal is a sinusoidal wave with adjustable frequency, phase angle and amplitude [15].

3. FS-MPC Control Technique

Finite set model predictive control (FS-MPC) strategy is based on the discrete mathematical model and restricted switching combinations. The key features of the method are that the problem of optimizing can be easily solved by calculating the limited switching combinations for the regulated variants in a predefined cost function equation within a finite time period, without the presence of a module of pulse width modulation (PWM) [16]. The behavior of the converter is predicted by the FS-MPC for the limited possible voltage vectors at each sampling interval. For this control strategy the cost function should be defined to estimate the voltage vector for the future sampling interval, the optimal switching time is picked out and implemented to the converter to minimize the cost function. The target of this control is minimizing error between reference value and predicted value for the current [17]. FS-MPC is usually implemented in αβ-frame [18]. FS-MPC generic control diagram is illustrated in Figure 1. The main element in the modeling of a converter is the power switch such as (IGBTs and GTOs). The ideal switch has only two states: 'ON' state and 'OFF' state. As each switch has different combinations of the two switching states, some of these

doi:10.1088/1757-899X/1105/1/012009

Figure 1. FS-MPC generic control diagram

combinations will short-circuit the DC link. Therefore, The total switching states of FLDCMC are 125 states (symbol *n* in Figure 1 represents these states), while there are some states are redundant and produce the same voltage vector, therefore the converter can apply 61 different voltage vectors to the load from the total number of switching states [19]. The voltage vector for the output voltage can be represented as in equation (3):

$$
v = \frac{2}{3}(v_{an} + av_{bn} + a^2 v_{cn})
$$
\n(3)

The symbol (a) is the complex operator $a = e^{\frac{j2\pi}{3}}$, v_a , v_b and v_c are the voltages obtained according to Table 1**.** The cost function to minimized by the FS-MPC is described in the following equation [17]:

$$
g = |i_{\alpha}^{*}(k+1) - i_{\alpha}^{p}(k+1)| + |i_{\beta}^{*}(k+1) - i_{\beta}^{p}(k+1)|
$$
\n(4)

Where i^*_{α} is the real component of reference current, i^*_{β} is the imaginary component of the reference current, i_{α}^{p} is the real component of predicted current and i_{β}^{p} $\frac{p}{\beta}$ is the imaginary component of predicted current at the adjacent sampling interval $(k+1)$. The reference current is created typically with an external controller (almost PI controller) that guarantees the required reactive power injection and the ultimate DC voltage regulation [18]. While, the load current at sample interval (*k*) is measured, then the model will estimate the value of load current for (*k*+1) at each voltage vectors, and the cost function find the error between reference predicted values, these steps lead to choose the voltage that will minimize the error. The load current expressed in discrete-time model by the following equation [20] [21]:

$$
\frac{di}{dt} = \frac{i(k+1) - i(k)}{T_s} \tag{5}
$$

And the prediction load current for (*k*+1) is expressed as:

$$
i^{p}(k+1) = \left(1 - \frac{RT_s}{L}\right)i(k) + \frac{T_s}{L}\left(v(k) - e'(k)\right)
$$
\n(6)

Where R and L is the resistance and inductance of the load, e' is e.m.f and it is represented as:

$$
e'(k-1) = v(k-1) - \left(\frac{L}{T_s}\right)i(k) - \left(R - \frac{L}{T_s}\right)(i(k-1))
$$
\n(7)

4. STATCOM Configuration

In this paper a design of a static synchronous compensator (STATCOM) based on diode clamped multilevel converter DCMC installed on the 11kV, 100MVA distribution system is considered. The exchanging process between the power system and the converter can be described by the following equation [22]:

$$
Q = \frac{V_{conv}(V_{conv} - V_{bus})}{X_f} \tag{8}
$$

STATCOM is designed and tested based on five-level diode-clamped converter (FLDCC) as shown in Figure 2.

Figure 2. Power system with a STATCOM

STATCOM structure consists of 3-phase, 5-level DCMC connected to the grid in series through $4 - zig$ zag transformers. The 5-level DCMC structure is shown if Figure 3, which consists of 4 capacitors (C1, C2, C3 & C4), 24 IGBTs and 18 clamped diodes. The voltage per each capacitor is Vdc/4. Taking in the consideration the operation of 5-level-DCMC per phase, the stepped voltage formed as per Table (1). A point 'N' in Figure 3 represents the neutral of output phase voltage.

$Sw1_a$	$Sw2_a$	$Sw3_a$	$Sw4_a$	SwI_a	$Sw2_a$	$Sw3_a$ '	$Sw4_a$	Voltage
	O							
								$+$ Vdc $/4$
				0			O	$+$ Vdc $/2$
	θ	θ						$-Vdc/4$
	$\mathbf{0}$		$\mathbf{0}$					$-Vdc/2$

Table 1. Switching scheme for 5-level DCMC [23]

doi:10.1088/1757-899X/1105/1/012009

Figure 3. Structure of 5-level DCMC

5. STATCOM Controller

In order to enhance voltage regulation in the suggestd power system, the two techniques:PS-PWM and FS-MPC will be implemented. As the two techniques have different implementation in STATCOM controler, the main descrbtion of thier desingns will be illustated in this section.

5.1 STATCOM Controller based PS-PWM Technique

The STATCOM controller based PS-PWM Technique illustrated in Figure 4 consists of measurement system, phase locked loop PLL, voltage regulator, I_q limit computation and I_{qref} selection, current regultor, DC balance regutor and firin pulses.

Figure 4. STATCOM controller

A phase locked loop (PLL) detects on the positive sequence component of the 3-phase Vabc of the measurement Bus 1. The components of the 3-phase ac system for the direct-quadrature axes evaluated by the output of the PLL (ω t), where V_q and V_d represent three-phase voltages, and I_d and I_q represent three-

phase currents. Measurement system measures direct axis and quadrature axis components of AC positive sequence voltage and currents to be controlled as well as the DC voltage V_{dc}. The AC voltage regulator is a proportional integral regulator (PI) compute the signal error between V*ref* and actual voltage V*ac* and supply I_{aref} "the quadrature reference current" for the current regulator. While the DC voltage regulator which is also PI regulator, supplies I_{aref} "the direct reference current" for the current regulator. The current regulator determines the magnitude and the phase of voltage produced by PWM converter from the reference currents (I_{dref} and I_{qref}) [24] [25]. The output signal of the PI controller Alpha (α) represents the required phase shift between the STATCOM voltage and the power system voltage. The required inputs for DC balance regulator are (Iq-avg) and DC link voltage. The dc voltage deviation is corrected by PI to obtain the desired modulating index D_{alpha} (or $\Delta \alpha$) which is required to be used for charge / discharge capacitors to balance voltages across the two capacitor chunks which invalidate the error signal. The DC link voltage is represented as (Vdc/(*m*-1)), where *m* represents the number of capacitors according to the DCMC used. At firing pulses generator, alpha, D_{alpha}, *ωt* and Sigma (or σ: prevalent conduction angle) are applied at 3-phase bridges to produce (*m* -1) waveforms as a carrier for *m* level converter. These carrier waveforms will be compared with the reference sinusoidal waveform so as to generate the required firing pulses. Phase shifted carrier PWM technique required four carrier signals in FLDCC to allocate limits between voltage levels. In PSC-PWM the *m-*carriers signals have the same amplitude and frequency, but shifted each signal from the other by 45 degree in FLDCC where the number of carrier signals are four.

5.2 STATCOM using FS-MPC strategy

Figure 5 shows the FLDCMC configuration as a STATCOM using FS-MPC algorithm. The principle work of STATCOM using FS-MPC is the same as the principle work of STATCOM using PS-PWM except in the pulse generation method, where the cost function will be utilized for this purpose in STATCOM using FS-MPC. In the minimizing function block, the inputs are I*ref* and I*meas*, and the output is the pulses that fed to the FLDCMC. As illustrated in section 2, FLDCC can apply 61 unique voltage vectors from the total number of switching states, therefor, the cost function is evaluated for each of the 61 possible voltage vectors. The switching state associated with the voltage vector that minimizes the cost function is selected and applied during the next sampling instant.

Figure 5. Model of STATCOM using FS-MPC strategy

5.3 Currents Calculation Block

The main task of Currents Calculation Block is to determine the reference and mesured currents (I_{ref} & Imeas) in αβ coordinate form which are supplied to the FS-MPC function block. The Currents Calculation Block includes: PLL, Measurement system,Voltage regultor. PLL and Measurement system in this controller have the same design of those used in PS-PWM controller. Voltage regultor consists of two PI controller as shown in Figure 7 to create Id*ref* and Iq*ref*.

 \bullet **To produce** I_{dref} **,** the resultant error signal from subtracting reference voltage value ($V_{\text{dc}ref}$) and measured (V_{dc}) fed to PI controller. The error signal is subtracted from feedback signal of proportional-integral (PI) controller. The output signal of PI controller I_{ref} is represented by summation proportional and integral signals and limited by saturation limiter.

Figure 6. Controller of STATCOM using FS-MPC

 \bullet **To produce Iq***ref* **,** the resultant error signal from subtracting reference voltage value (V*ref*) and measured AC voltage (V_{meas}) fed to PI controller. The error signal is subtracted from feedback signal of proportional-integral (PI) controller. The output signal of PI controller I_{qref} is represented by summation proportional and integral signals and limited by saturation limiter.

Figure 7. Voltage regulator STATCOM using FS-MPC strategy

1. dq-αβ transformation units: these units are utilized to compute I*meas* and I*ref* by using Inverse Park matrix which is represented as in the following equation:

Inverse Park Matrix =
$$
\begin{bmatrix} cos\omega t & -sin\omega t \\ sin\omega t & cos\omega t \end{bmatrix}
$$
 (9)

 I_{meas} results from converting I_d and I_q to I_a and I_β as shown in the following equation:

doi:10.1088/1757-899X/1105/1/012009

$$
\begin{bmatrix} I_{\alpha} \\ I_{\beta} \end{bmatrix} = \begin{bmatrix} \cos \omega t & -\sin \omega t \\ \sin \omega t & \cos \omega t \end{bmatrix} \begin{bmatrix} I_{d} \\ I_{q} \end{bmatrix}
$$
 (10)

 \mathbf{I}_{ref} results from converting I_{dref} and I_{qref} to I_a and I_β as shown in the following equation:

$$
\begin{bmatrix} \nI_{\alpha ref} \\ \nI_{\beta ref} \n\end{bmatrix} = \n\begin{bmatrix} \cos \omega t & -\sin \omega t \\ \sin \omega t & \cos \omega t \n\end{bmatrix} \n\begin{bmatrix} \nI_{\alpha ref} \\ \nI_{\alpha ref} \n\end{bmatrix} \n\tag{11}
$$

6. Simulation and Results.

STATCOM based on FLDCMC using PSC-PWM and FS-MPC control strategies are adopted and compared for compensating the voltage and the reactive power of the grid described in Figure 2. The grid parameters listed in Table 2 are used to configure the system. Simulation process has been performed to test the performance of the grid from the voltage, active and reactive power (P and Q) points of view. The grid behavior without applying STATCOM is shown in Figure 8. The effect of applying of STATCOM using PSC-PWM technique and STATCOM using FS-MPC technique at the behavior of grid have been illustrated in Figures 9 and 10, respectively.

doi:10.1088/1757-899X/1105/1/012009

Figure 8. The grid behavior without STATCOM

Figure 9. STATCOM using PS-PWM behavior

Figure 10. STATCOM using FS-MPC behavior

The grid behavior without applying STATCOM is shown in Figure 8, it can be observed that the measured voltage before applying the STATCOM at Bus 3 (Vmeas) is 0.67 p.u , P=0.0492 p.u & Q= 0.045 p.u. These data indicate the need to improve network voltage by compensating for reactive power using the STATCOM. Employing the STATCOM with PSC-PWM controller did not improve network performance effectively as shown in Figure 9, this is because the reactive power compensation was not sufficient to improve the voltage as required. On the other hand, the use of the STATCOM with FS-MPC controller contributed to the effective improvement of the network voltage as shown in Figure 10, and this is because a sufficient reactive power exchange was achieved.

Active and reactive power for generation, demand (Load) and STATCOM (P-generation, P-Demand, P-STATCOM) & (Q-generation, Q-Demand, Q-STATCOM) are illustrated in Figure 11 for the grid without STATCOM. Figure12 shows the aforementioned parameters for the grid with STATCOM using PSC-PWM, and Figure13 for the grid with STATCOM using FS-MPC.

										-	Q-Statcom Q-Genration Q-Demand
0.2											
0.15											
0.1											
0.05											
	10 $\overline{2}$ \mathbf{a} 5 $\boldsymbol{\tau}$ \mathbf{a} Ω \overline{a} 6 Ω Time (seconds)										

⁽b)

Figure 11. Power for generation and demand without STATCOM (a) active power (b) reactive power

doi:10.1088/1757-899X/1105/1/012009

(a)

(b)

Figure 12. Power for generation and demand with STATCOM using PSC-PWM (a) active power (b) reactive power

doi:10.1088/1757-899X/1105/1/012009

(b)

Figure 13. Power for generation and demand with STATCOM using FS-MPC (a) active power (b) reactive power

The behavior of the power system from the generated and demand power (active and reactive) points of view have been examined. Figure 11 shows the comparison between the generated and demand power when the STATCOM excluded. It can be noticed that the demand for reactive power needs to be strongly compensated. A slight compensation of the demand reactive power has been obtained when the STATCOM with PSC-PWM control algorithm is used as shown in Figure 12. A STATCOM with FS-MPC provides a significant compensation of the demand reactive power as shown in Figure 13. Table (3) summarizes the numerical results of the active and reactive power at the three sides (STATCOM, generation and load) for each case.

Figure 14 shows the total harmonics distortion (THD) of the voltage and current produced by the STATCOM when the PSC-PWM control strategy is used, while Figure 15 shows the THD of the voltage and current produced by the STATCOM when the FS-MPC control strategy is used.

doi:10.1088/1757-899X/1105/1/012009

Figure 14. THD for STATCOM using PS-PWM

The THD of the load voltage when using STATCOM with PSC-PWM is higher about 1.01% compared with that when using STATCOM with FS-MPC. Moreover, the THD of the load current when using STATCOM with FS-MPC is less about 0.37% compared with that when using STATCOM with PSC-PWM.

Figure 15. THD for STATCOM using FS-MPC

Moreover, the behavior of the STATCOM using the two control strategies is tested and compared in three cases: Load disturbance, two-phase to ground fault, and source disturbance.

1.Case-study 1: The suggested grid overloaded by additional inductive load of (10MW, 5MVAR) connected to bus 3 via a circuit breaker at limited time between 4 to 4.7 second and the results shown in Figure 16.

doi:10.1088/1757-899X/1105/1/012009

(a)

Figure 16. Effect of Load disturbance at the grid (a) without STATCOM (b) with STATCOM using PS-PWM (c) with STATCOM using FS-MPC

doi:10.1088/1757-899X/1105/1/012009

Case-study 2: the suggested grid is located under source disturbance where magnitude of the voltage is decreased to 0.95 pu in intervals between 2.1and 2.5 second. Then the magnitude of voltage increased to 1.01pu in durations between 2.5 and 2.9. as shown in Figure 17.

Figure 17. Grid with source disturbance (a) without STATCOM (b) STATCOM using PSC-PWM (c)with STATCOM using FS-MPC

IOP Conf. Series: Materials Science and Engineering 1105 (2021) 012009 doi:10.1088/1757-899X/1105/1/012009

Case-study 3: the supposed grid is located under Single-Phase to Ground fault for the intervals between 5-5.2 sec. from the results shown in Figure 18 it is obviously that the STATCOM using FS-MPC is more effective in the fault duration.

Figure 18. Grid at fault case (a) without STATCOM (b) with STATCOM using PS-PWM (c) with STATCOM using FS-M

The results obtained from the study of the above three cases and shown in the Figures 16a, 17a and 18a confirm the necessity of using the STATCOM. Once again, the results show that the use of the STATCOM with PSC-PWM controller did not provide sufficient adaptation to the sudden changes occurred in the grid as shown in Figures 16b, 17b and 18b. Employment of the STATCOM with FS-MPC controller provides a significant adaptation to the sudden changes occurred in the grid as shown in Figures 16c, 17c and 18c.

7. Conclusion

A STATCOM based FLDCMC is proposed to improve voltage stability for suggested power system. In this work, two controlling methods are proposed: PS-PWM &FS-MPC. The use of the Finite Set-Model predictive control strategy compared with the Phase shift Carrier-PWM significantly reduced the calculation and the complexity of the controller structure. Although, it requires fast processors to perform the prediction of the subsequent gating pulses. Besides, STATCOM using FS-MPC has the capability to reduce reactive power losses on the power system compared with STATCOM using PSC-PWM. The behavior of the STATCOM using the two control strategies is tested and compared in three cases: Load disturbance, single-phase to ground fault, and source disturbance. The results obtained show a considerable difference in the use of the STATCOM with the two control strategies and the FS-MPC achieved better results

8. References

- [1] H. Baghaee, M. Jannati and B. Vahidi, "Improvement of Voltage Stability and Reduce Power System Losses by Optimal GA-based Allocation of Multi-type FACTS Devices S.H. Hosseinian, H. Rastegar," *Authorized licensed use limited to: B.P. Poddar Institute of Management & Technology. Downloaded on October 14, 2008 at 14:14 from IEEE Xplore. Restrictions apply..*
- [2] K. R. Padiyar, FACTS CONTROLLERS IN POWER TRANSMISSION AND DISTRIBUTION, India : New Age International (P) Ltd, 2007.
- [3] V. F. Pires, A. Cordeiro, D. Foito and J. F. Silva, "A STATCOM Based on a Three-Phase, Triple Inverter Modular Topology for Multilevel Operation".
- [4] E. Acha, C. R. Fuerte-Esquivel, H. Ambriz-Pe´ rez and C. Angeles-Camacho, FACTS Modelling and Simulation in Power Networks, England: John Wiley & Sons Ltd, The Atrium, Southern Gate, Chichester,, 2004.
- [5] N. . G. Hingorani and . L. Gyugyi, Understanding FACTS : concepts and technology of flexible AC, New Yourk: the Institute of Electrical and Electronics Engineers, Inc, 2000.
- [6] S. Du, J. Liu, J. Lin and . Y. He, "A Novel DC Voltage Control Method for STATCOM Based on Hybrid Multilevel H-Bridge Converter," *IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 28, NO. 1, JANUARY 2013.*
- [7] X. Liu, J. Lv, C. Gao, Z. Chen and . S. Chen, "A Novel STATCOM Based on Diode-clamped Modular Multilevel Converters," *IEEE TRANSACTIONS ON POWER ELECTRONICS,.*
- [8] T. S. Rao and T. Sowjanya, "A Novel STATCOM Based on Flying Capacitor Modular Multilevel Converter," *International Journal of Emerging Research in Management &Technology,* pp. 86-92,

doi:10.1088/1757-899X/1105/1/012009

2017.

- [9] J. Rodríguez, J.-S. Lai and F. Z. Peng, "Multilevel Inverters: A Survey of Topologies,Controls, and Applications," *IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 49, NO. 4, AUGUST 2002,* pp. 724-738.
- [10] X. Yuan and . I. Barbi, "Fundamentals of a New Diode Clamping Multilevel Inverter," *IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 15, NO. 4, JULY 2000,* pp. 711-718.
- [11] J. D. Barros and J. F. Silva, "Optimal Predictive Control of Three-Phase NPC Multilevel Inverter: Comparison to Robust Sliding Mode Controller," *IEEE,* pp. 2061-2067, 2007.
- [12] J. I. Leon, S. Vazquez and L. G. Franquelo, "Multilevel Converters: Control and Modulation Techniques for Their Operation and Industrial Applications," *Proceedings of the IEEE,* vol. 105, no. 11, pp. 2066-2081, november, 2017.
- [13] R. Naderi and . A. Rahmati, "Phase-Shifted Carrier PWM Technique for General Cascaded Inverters," *IEEE TRANSACTIONS ON POWER ELECTRONICS,* vol. 23, no. 3, pp. 1257-1269, MAY 2008.
- [14] A. Namboodiri and H. S. Wani, "Unipolar and Bipolar PWM Inverter," *IJIRST –International Journal for Innovative Research in Science & Technology,* vol. Volume 1, no. Issue 7, pp. 237-243, December 2014.
- [15] Z. Xu, S. Gao and S. Yang, "Phsae-Shifted Pulse Width Modulation Schem for Moduler Multilevel Converts," *IEEE,* pp. 360-365, 2016.
- [16] L. QIU, X. LIU and J. SUN, "Fast Finite-Set Model Predictive Control for Three-Phase Four-Arm Active Front End Modular Multilevel Converters Under Unbalanced and Distorted Network Conditions," *IEEE Access,* vol. VOLUME 8, pp. 30504-30514, 2020.
- [17] J. Rodriguez and P. Cortes, PREDICTIVE CONTROL OF POWER CONVERTERS AND ELECTRICAL DRIVES, John Wiley & Sons, Ltd, 2012.
- [18] J. Muñoz, . P. Melín and J. Espinoza, "Control of Multilevel STATCOMs," in *Static Compensators (STATCOMs) in Power Systems*, Springer Science+Business Media Singapore, 2015, pp. 256-2.
- [19] R. S. W. and S. K. Sahoo, "Finite Control Set Model Predictive Current Control for a Cascaded Multilevel Inverter," *J Electr Eng Technol.2016; 11(6): 1674-1683.*
- [20] R. . F. Hassan, "Design and software implementation of solid state transformer," *International Journal of Engineering & Technology,* vol. 7, no. 3, pp. 1776-1782, (2018).
- [21] F. Kieferndorf, P. Karamanakos, P. Bader, N. Oikonomou and T. Geyer, "Model Predictive Control of the Internal Voltages of a Five-Level Active Neutral Point Clamped Converter," *IEEE,* pp. 1676- 1683, 2012.
- [22] H. Ali, . A. Rahardjo,, . A. Setiawan, F. H. Jufri and F. Husnayain, "Voltage profile improvement analysis during the loss of transmission lines on 150kv subsystem using static synchronous

compensator," in *IOP Conf. Series: Materials Science and Engineering 673 (2019) 012066*, 2019.

- [23] R. A. Rana, S. A. Patel, A. Muthusamy and C. . w. Lee, "Review of Multilevel Voltage Source Inverter Topologies and Analysis of Harmonics Distortions in FC-MLI," *Electronics 2019, 8, 1329.*
- [24] O. V. Nos, E. E. Abramushkina and S. A. Kharitonov, "Control Design of Fast Response PLL for FACTS Applications," in *International Ural Conference on Electrical Power Engineering (UralCon)*, 2019 IEEE.
- [25] X.-Q. GUO, . W.-Y. WU and H.-R. GU, "Phase locked loop and synchronization methods for gridinterfaced converters: a review," *PRZEGLĄD ELEKTROTECHNICZNY (Electrical Review) ISSN 0033-2097, R. 87 NR 4,* pp. 182-187, 2011.